FPGA Design

Development languages: VHDL, Verilog, C/C++, bash, Python, Tcl/Tk, C#, Java, JS, HTML, CSS, SQL, PHP.

Version Control Systems: Git, Hg.

SDK, IDE tools: Xilinx ISE, Xilinx SDK, Xilinx Vivado, ModelSim, MPLAB, MatLAB, Altera Quartus,TI CCS, CodeVisionAVR, AVRStudio, Keil, VisualStudio, Qt Creator, Proteus, Atmel Studio.

Platform/Hardware:

CPU/MCU: Xilinx PPC, Xilinx MicroBlaze, Xilinx Cortex-A9(ZynQ), Altera Nios II, PIC, AVR, TI DSP(C6000), TI Cortex-M3, TI Cortex-M4, AVR32, STM32.

FPGA: CPLD, Virtex-4, Virtex-5, Virtex-6, Spartan-6, Kintex-7, Virtex-7, Cyclone-4, Stratix-4, Stratix-5.

Interfaces and Cores: DAC, ADC, PCI, PCIe, DDR, FLASH, GPIO, Ethernet, SPI, I2C, UART, AXI, Xilinx MGT, JESD204, Avalon, Altera HSSI, OBSAI, AURORA, 1-wire, EEPROM, USB.

OS: Windows, Linux, FreeRTOS, OSA, XilKernel.

Copyright © 2011–2018 AXONIM Devices